

System On a Programmable Chip (SOPC) based Power Electronic Controller



By


AJEESH A
CDAC-Thiruvananthapuram
ajeesh@cdac.in



Some Calculations

2

- ❑ A Processor with one million switching devices
- ❑ Use Vacuum tubes (Triodes) ,not MOS Transistors



Technical issues

Area

3

Assume the triode occupies an area of 5cm X 5cm including some space between adjacent tubes

- Total area of $50 \times 50 = 2500 \text{ m}^2$
- With multilayer area = $22\text{m} \times 22 \text{ m}$

Technical issues

Power consumption

4

Assume


- Taking 5W per triode
- Half of the triodes are conducting at any time
- The total power consumed = $0.5 \times 10^6 \times 5$
= 2.5 MW

Technical issues

Heat dissipation

5

The electric Power
consumed



Technical issues

Heat dissipation

6



Technical issues

Reliability

7

Let 'T' – Life of a transistor in hours

➤ *Replace*

on an average one triode every $T/10^6$ hr

Grant $T = 10^6$

Then we need to replace a triode every


“one hour”

24X7 maintenance



The system

8



Technical issues

Speed

9

*Below 1 MHz due to parasitic wiring capacitance
and Inductance*


Longer development time

Summary

10

- *Area/Size*
- *Power Consumption*
- *Reliability*
- *Speed*
- *Time to market*
- *Cost*

Programmable chip



FPGAs

17

1980s



PLDs

The Gap

ASICs

- **configurable**
- **Fast design and modification time**
- **Could not support large or complex functions**

- support large or complex functions**
- Expensive and Time consuming**
 - **Frozen in Silicon**

FPGAs

18

1984s

PLDs

FPGAs

ASICs

- **Highly configurable**
- **Fast design and modification time**
- **Could not support large or complex functions**

- **support large or complex functions**
- **Expensive and Time consuming**
- **Frozen in Silicon**

**Xilinx Introduced FPGAs in Market
CMOS – SRAM Based**

FPGAs

19


Programmable logic Blocks

- A 3 input Lookup table (LUT)
- Flip-Flop or Latch
- A Multiplexer

*Modern FPGAs Contains complex versions of
“Programmable logic Blocks”*


Using SRAM every logic block in the device can
be programmed

PLB



Configuring LUT

Required Function




$$y = (a \text{ AND } b) \text{ OR } !c$$

Truth Table

a	b	c	y
0	0	0	1
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	1


Programmed LUT

SRAM CELLS



FPGA Structure


22



Complex architecture today

FPGA Design Flow

23




PE Control System Design

24

□ Analog – Using OP-AMPS, Resistors, Capacitors etc.

□ Digital – Using Processors and software programming

Logics and numerical methods – DSPs



“What if have a Processor so that user defines Instructions, Internal Modules, Speed, Memory, pins etc. ???”
Obsolescence free design!!!

SOPC

26

- “Building embedded system into a single **programmable** integrated circuit like FPGAs”

- Generally involves utilization of a large FPGA
 - Processor cores (Soft / Hard)
 - Memory(RAM and ROM)
 - Intellectual property (IP) ,Custom hardware blocks/IPs

“have all (or majority) of the components on a single programmable chip”

Need for Development

SOPC PE Controller

Long term support for Hardware and software

Industrial PE systems, Power system controls etc. (5 -10Y)

Railways, Defense Application (10-30Y)

- **Processor Obsolescence** in 4 - 6 years
- **Next generation Processor** : Software porting overhead according to Processor Hardware changes

soft processor IP core in general purpose FPGA

Single chip Solution:

Difficult to find a processor with all interfaces/reconfigurable for the application


Custom made IPs with the CPU core

Single core to multi core : with increased cost, may require hardware redesign

same FPGA Hardware for single to multi core application

Need for Development DSP Revenue

28



Nobody is going to use a mobile more than 20 Years

Need for Development

29

Faster Controller : Sampling of 5 -10 microsec or less

- **Use Parallel processing** – multi-core processor integration
- **Use Hardware accelerators** - Control blocks in dedicated hardware to perform functions faster than a CPU (PI, Filters, PLL, PWM)
- **C2H Compilers:** Inspect the application 'C' code and try to convert time consuming software algorithms into equivalent hardware implementation

Hardware performs faster than software

- **Hardware Parallel Processing than Software pipelining**
8201 NIOS II cycles equivalent to 24603 TigerSHARC cycles
(200 MHz vs 600 MHz)

Better Time to Market criteria

- ❑ **Same FPGA Board**
- ❑ **Proven CPU and IP core Set**

handles a wide range of applications

Need for Development

30

Higher reliability

- Higher level of integration and resources utilization of a single FPGA

Board Design

On chip interconnections : **Industry standard (AVALON, AMBA AXI)**

Internal PLLs : **Remove the need to distribute high speed clocks round a PCB**

Reduced EMI

“PCB can be smaller, consume less power, be easier to get through EMC tests”


Board Testing

“Dedicated test designs can be loaded into the FPGA to automate Board testing”

Conventional Controller Design

31


CONVENTIONAL CONTROLLERS



Conventional Controller Design


32

CONVENTIONAL CONTROLLERS




Resource Utilization

33




SOPC PE Controller




FPGA as a Drive Controller Chip

SOPC PE Controller Board V_1.1

35



- | <input type="checkbox"/> | Specifications |
|---|--|
| <input type="checkbox"/> FPGA | : Cyclone III EP3C25E144C8N (24,624 LEs) |
| <input type="checkbox"/> On chip Memory | : 64 kBytes (Inside FPGA) |
| <input type="checkbox"/> Flash memory | : 2 MB |
| <input type="checkbox"/> Digital I/Os | : 56 No.s 3.3-V LVTTTL - configurable for ADC/DAC, PWM ,I2C interfaces |
| <input type="checkbox"/> Host interface | : JTAG |
| <input type="checkbox"/> Supply voltage | : 3.3 V |



- This Generic Board can handle Most of the PE applications
- The Hardware inside the FPGA is Configurable depending on PE Application
- The I/Os are Configurable

Peripheral Interface Card

36

SOPC INTERFACE CARD



Targeted Application

- DC-DC converter control
- AC drive applications
- Front end converter etc.

□ Specifications


- Analog Input : +10V (ADC 13 bit 8 Channel, SPI interface)
- Analog Output : +3.3V (DAC 12 bit 8 Channel, SPI interface)
- Digital input : +5V
- Digital Output : +5V
- Supply voltage : 24 V
- Stack Connector for SOPC_CONTROLLER Card

“CUSTOM DESIGN FOR SPECIFIC APPLICATION IS POSSIBLE”

SOPC Configuration


37

High Performance Drive



Inverter Control


38



- ❑ **Motor Model Estimates The speed from Voltage and currents**
- ❑ **DSP/Micro controller implementation, the motor model and other control blocks will be implemented as a software program.**
- ❑ **In SOPC architecture, control blocks are realized in Hardware using HDL called IPs**

SOPC Configuration For Inverter Control


39



- ❑ Control blocks now part of the CPU – **Hardware Modules**
- ❑ Other similar PE applications with out redesign -**“Reuse”**
- ❑ Can be accessed Using **Custom** Instructions/Functions

IPs Required for The application

SOPC Configuration for DC-DC Control	SOPC Configuration for Inverter Control
IP cores for Basic control	
Soft Processor core	Soft Processor core
PI Controller	PI Controller
PWM(2 Channel)	Motor Dynamic Model
Subtraction	PWM(6 Channel)
Limiter	Phase Transformers



Multi processor core Implementation in one FPGA Possible

Processors in FPGAs

41

- ❑ Soft or Hard CPU cores


- ❑ Soft Processor
 - Processor implemented in VHDL, Verilog, etc., and downloaded onto FPGA hardware
 - Example: NIOS II, MicroBlaze, ARM Cortex-M1 etc
 - Highly Reconfigurable ,a schematic (or code like software).

“More than 20 soft core processors are available”

LEON 3, S1 core (64 Bit), ARM Cortex –M1,DSPUVA-16 etc

Hard processors on FPGA

42



- SoC FPGA
- FPGA + Hard Processor System (HPS)
- Can't alter Placement , Routing, and Area
- Cyclone V SoC from Altera
- Optimized for Higher speed of operation 925 MHz
- Costly


ALTERA NIOS II CPU

43

- Full 32-bit instruction set, data path, and address space
- 32 external interrupt sources
- Single-instruction 32 x32 multiply and divide producing a 32-bit result.
- Access to a variety of on-chip peripherals, and interfaces to off-chip memories and peripherals
- Speed : 20 MHz to 430 MHz

Power Electronics Processor system

44



- ❑ The top level entity of the IPs should meet AVALON Specification for NIOS
- ❑ For ARM, AMBA Bus specification

Development Of IPs- SOPC IP Developer

45

- ❑ **The Control blocks should be designed in HDL**
- ❑ **Functionality and timing are properly monitored using test bench or IP Verification methods.**
- ❑ ***Time consuming process but one time process***

Technology Developed

46

- ❑ **PE IP Library**
 - PE Specific IPs
- ❑ Design procedure for the IP Developer
- ❑ Drivers for PE IP library
- ❑ Design procedure for SOPC user
- ❑ SOPC Controller Card
- ❑ SOPC Interface Card
- ❑ PE Application Evaluation Report

Application Development in ALTERA FPGAs

“Faster Concept to System”

47

❑ Tools

- ❑ Altera QUARTUS II V9.1 or higher with SOPC Builder/Qsys
- ❑ NIOS II Eclipse IDE for software development
- ❑ Model sim for Simulation


❑ Hardware

SOPC_PE CONTROLLER_V1 card

SOPC Peripheral Board



SOPC DESIGN FLOW

48



SOPC Hardware Project

❑ Drag and drop approach



ALTERA SOPC Builder /Qsys

Processor (Block view)

For Xilinx - Vivado

Application Software Design

50

- ❑ NIOS II Eclipse IDE – NIOS II EDS
- ❑ Supports Assembly, C/C++
 - HAL/MicroC/OS II
 - HAL
 - Confirming POSIX Standards
 - Vendor - Altera
- ❑ BSP is generated from ‘.sopcinfo’ file and loads the required drivers from library

Custom instructions/Custom functions

51

❑ Control blocks are accessed through custom instructions/custom functions

- Fixed Instruction
- Simple and easily understandable by the user

For the PI Controller

- initialize PI module with Kp and Ki Registers

```
hw_init_pi(PI_PEG_V1_0_BASE, Kp_val ,Ki_val);
```

- enable/disable PI Module

```
hw_enable_pi(PI_PEG_V1_0_BASE,PI_Cntrl_Reg);
```

- input to the PI module

```
hw_pi_in(PI_PEG_V1_0_BASE,error);
```

- out from the PI module

```
pwm_input= hw_pi_read_output(PI_PEG_V1_0_BASE);
```

Custom instructions/Custom functions

52


- ❑ Good Readability
- ❑ Number of lines are less
- ❑ Faster execution

SOPC Simulation

53

Using ModelSim

- Can verify SOPC Hardware and application software together - *Hardware Software – Co verification*



Hardware Signal Flow



JTAG terminal

Technology Deliverables

SOPC PE Controller

- Soft processor Integrated **controller design procedure** and user manual
- **HDL control library elements** for hardware accelerators - (PI controller, Filters, PLL, PWM, Phase Transformations etc)
 - **19 PE Specific IPs**
- **Application evaluation report using SOPC standard (v1.0) controller**
 - Voltage Mode control of DC-DC Boost converter
 - AC drive –VVVF AC Induction Motor – Single core and Multi core
 - FOC of Induction Motor (As HiL in FSS miniature)

Development Activities



```

hello_world_small.c | system.h | PWM_PEG_V1.c | PWM_PEG_V1_regs.h
#include <sys/alt_stdio.h>
#include <stdio.h>
#include <stdlib.h>
#include <alt_types.h>
#include "PWM_PEG_V1_regs.h"
#include "PWM_PEG_V1.h"
#include "system.h"

int main()
{
    alt_putstr(" Power Electronics Processor Version 1.0!\n");
    alt_putstr(" Test Code for PWM Module!\n");
    init_pwm(S1S4_BASE, 0x01388, 0x190);
    ref_pwm(S1S4_BASE, 0x00009C4);
    enable_pwm(S1S4_BASE, 0x00000001);


    init_pwm(S3S6_BASE, 0x01388, 0x190);
    ref_pwm(S3S6_BASE, 0x00009C4);
    enable_pwm(S3S6_BASE, 0x00000001);

    init_pwm(S5S2_BASE, 0x01388, 0x190);
    ref_pwm(S5S2_BASE, 0x00009C4);
    enable_pwm(S5S2_BASE, 0x00000001);

    alt_putstr(" PWM 1- CDAC Irvandrum\n");


    /* Event loop never exits. */
    while (1);
}
    
```

DC-DC converter control using SOPC controller



SOPC Configured for Dc-Dc Control

57



❖ PI controller is a Hardware module to the CPU



❖ Accessed by custom functions

eg:- `pi_in(PI_PEG_V1_0_BASE,error);`

`pwm_input = pi_read_output(PI_PEG_V1_0_BASE);`

DC-DC Converter control


5



Output voltage(pink) and load current(green) during softstart

Test setup of DC-DC Converter Bench Marking


Application	TMS320F2812	SOPC
Boost Converter	6 μ s(CPU clock-150 MHz)	800 ns(CPU clock-100 MHz)




Inductor current (green) and PWM Pulse (blue) in steady state

AC Drive control


59



pwms top switches of the 3phase inverter





AC Drive assembled in CDAC



- 1 AC Drive
- 2 SOPC Card
- 3 Induction Motor

AC Drive control

60



pwm showing dead time of 4us('a' phase PWMs)

Plot of V_a , V_b and V_c values from NiosII through alpha_beta_abc IP

α - β to abc, Integrator are in Hardware


The C code implementation of α - β to abc, took - 600ns

alpha_beta_to_abc IP took only 300ns to perform the conversion

Main loop execution time = 2 us


AC Drive application in Multi-core

61



AC Drive application in Multi-core

62



FPGA

Main loop execution time is 1.5μs


SOPC View in Multi core

Processor configuration in Multi core

Name	Source
clk_0	External
PLL_100M	pll_0.c0
PI_CLK	pll_0.c1

Module Name	Description	Clock	Base
cpu_0	Nios II Processor	PLL_100M	
instruction_master	Avalon Memory Mapped Master	PLL_100M	
data_master	Avalon Memory Mapped Master	PLL_100M	
jtag_debug_module	Avalon Memory Mapped Slave	PLL_100M	0x00211000
cpu_1	Nios II Processor	PLL_100M	
instruction_master	Avalon Memory Mapped Master	PLL_100M	
data_master	Avalon Memory Mapped Master	PLL_100M	
jtag_debug_module	Avalon Memory Mapped Slave	PLL_100M	0x00211000
onchip_memory2_0	On-Chip Memory (RAM or ROM)	PLL_100M	0x00208000
jtag_uart_0	JTAG UART	PLL_100M	0x002120a0
sysid	sysid	PLL_100M	0x002120a8
pll_0	PLL	clk_0	0x00212000
epcs_flash_controller_0	EPSC Serial Flash Controller	PLL_100M	0x00211800
Terminator_src_PEG_V1_0	Terminator_src_PEG_V1	PLL_100M	0x00212060
pio_0	PIO (Parallel I/O)	PLL_100M	0x00212070
pio_1	PIO (Parallel I/O)	PLL_100M	0x00100000
cfl_flash_0	Flash Memory Interface (CFI)	PLL_100M	0x00212020
tri_state_bridge_0	Avalon-MM Tristate Bridge	PLL_100M	0x00212040
PL_PEG_V1_0	PL_PEG_V1	PI_CLK	0x00212020
PWM_PEG_V1_0	PWM_PEG_V1	PLL_100M	0x00212040
DAC_PEG_V1_0	DAC_PEG_V1	PLL_100M	0x002120b0
TIMER_PEG_V1_0	TIMER_PEG_V1	PLL_100M	0x00212080
ADC_PEG_V1_0	ADC_PEG_V1	PLL_100M	0x00212090
PWM_3PH_PEG_V1_0	PWM_3PH_PEG_V1	PLL_100M	0x00001000
Terminator_src_PEG_V1_2	Terminator_src_PEG_V1	PLL_100M	0x00001020
Terminator_src_PEG_V1_3	Terminator_src_PEG_V1	PLL_100M	0x002120b8
Mutex_0	Mutex	PLL_100M	0x00001060
jtag_uart_1	JTAG UART	PLL_100M	0x00001040
TIMER_PEG_V1_1	TIMER_PEG_V1	PLL_100M	0x00001040

PWM for Boost Converter from Processor 1



PWM for Inverter from Processor 2 (a phase and b phase - Top switches)

Design flow

64




Soft CPU

Off the Shelf CPU Cores -NIO S II, Mico Blaze,Leon3 etc.

Design flow


65



Micro processor peripherals :- JTAG, Hardware Multiplier, memory interfaces, sys_id etc.
Communication Interfaces :- CAN,USB etc.

Design flow


66



**PE IPs :PWM ,PI,abc_to_dq,dq_abc,
ADC/DAC controllers,Integrators etc.**

Design flow

67



For Multiplication - MUL A,B Similarly For PI Controller IP
hw_pi_in(PI_ID,error);
out = hw_pi_read(PI_ID);

Number of lines in the application code is less

Soft IP core: Design Advantages

69

SOPC PE Controller

- Higher level of design reuse
- Re-configurability
- Reduced obsolescence risk
- Simplified design update or change
 - Lesser over head in control software design
- Parallel Processing
- **Improved Time to market**
- Single to multi-core flexibility

THANK YOU

ajeesh@cdac.in