A LabVIEW Based Condition Monitoring System for Cascaded H-bridge Multilevel Inverter

Ahammed Riyas, Nithin Raj, Jagadanand G, Saly George Department of Electrical Engineering, National Institute of Technology Calicut, Kozhikode, Kerala, India mtark44@gmail.com, nithinrmu@gmail.com, jagadanand@nitc.ac.in, saly@nitc.ac.in

Abstract—Multilevel inverters (MLIs) have wide range of applications in industry; however, the increased number of components in MLIs, increases probability of fault drastically. In order to ensure reliable operation a proper condition monitoring system is required. Such a condition monitoring system ensures protection, fault prediction, fault detection and diagnosis (FDD), and fault tolerant operation. This paper, presents a LabVIEW based condition monitoring system for a cascaded H-bridge (CHB) MLIs. As the LabVIEW has all provisions for acquiring and interfacing with a hardware setup, this makes a practically simple and powerful monitoring platform.

Keywords—Cascaded H-bridge (CHB), condition monitoring, fault detection, fault diagnosis, multilevel inverter (MLI), , opentransistor fault

I. INTRODUCTION

MLIs are getting a lot of attention for DC-AC power conversion due to many advantages like capability to operate higher voltages using traditional semiconductors, reduced common mode voltages, reduced dv/dt stresses and staircase waveforms with better harmonic profile [1]. They are used in many industrial applications such as in industrial applications such as compressors, extruders, pumps, fans, grinding mills, rolling mills, conveyors, crushers, blast furnace blowers, gas turbine starters, mixers, mine hoists, reactive power compensation, marine propulsion, high-voltage direct-current (HVDC) transmission, hydro-pumped storage, wind energy conversion and railway traction etc. [2-3]. The classical multilevel inverter topologies are neutral point clamped (NPC), flying capacitor (FC) and cascaded H-bridge (CHB) and different topologies are also available with decreased number of components and reduced complexity, a lot of researches are going on this area [1, 4-5].

An MLI topology consists of number of DC sources, power electronics devices, capacitors etc. As number of components increases probability of fault will also increase. It may be difficult to check each component manually whenever there is a fault, so an effective condition monitoring system has to be incorporated along with the control of the MLI-fed application. Such a condition monitoring system ensures protection, fault prediction, fault isolation, fault detection and diagnosis (FDD) and fault tolerant-operation [6]. This paper, presents a LabVIEW based condition monitoring system for MLIs. As the LabVIEW has all provisions for acquiring and interfacing with a hardware setup and real-time data and signal analysis, this makes a practically simple and powerful monitoring platform with ease of use.

In this paper, a condition monitoring system for CHB-MLI has been realized and configured for open-transistor fault detection and diagnosis. In this method, the output voltage has been used as the diagnostic variable for the FDD [7]. Intelligence based methods such as Fast Fourier Transform and neural networks, voltage histogram and neural network and particle swarm and neural network can also be implemented in LabVIEW [8-10].

II. CASCADED H-BRIDGE MULTILEVEL INVERTER

The cascaded-H bridge multilevel inverter consists of series connected H-bridges with isolated DC sources. The output voltage of inverter is the sum of each H-bridge voltage. A CHB-MLI topology with two H-bridges is shown in Fig. 1. There two configurations are possible with CHB-MLIs. In the symmetrical configuration in which DC sources is of equal value and asymmetrical configuration with different value of DC source. The relation between output voltage level (N) and number of bridges (H) for symmetric and asymmetric CHB-MLIS are given as follows, Symmetric configuration:

$$N = 2H + 1; V_{dcn} = V_{dc} \text{ for } n = 1, 2, ... H$$
 (1)

Asymmetric configuration:

$$N = 2^{(H+1)} -1; V_{dcn} = 2^{(n-1)} V_{dc}; for n = 1, 2, ...H$$
(2)



Fig. 1. Cascaded multilevel inverter topology.

By using the asymmetric configuration, it is possible to attain higher number of levels by using asymmetric configuration without increasing the component count. The topology shown in Fig. 1 can achieve output levels of 'five' in symmetric mode and 'seven' in asymmetric mode. In this paper, the asymmetric configuration of CHB-MLI is investigated. A 7-level (asymmetric) CHB-MLI involves comparison of six carriers and one sinusoidal reference signal. The PWM pulses are generated by the comparison of the sinusoidal reference signal of 50Hz with phase disposed triangular carriers of 1 kHz frequency with a modulation index of 0.8 and the switching table used asymmetric (7-level) configurations is given in Table I.

Output Voltage	Switching States (1=On, 0=Off) Asymmetric (V _{dc1} =40V, V _{dc2} =80V)							
	S ₁₁	S ₁₂	S ₁₃	S ₁₄	S ₂₁	S ₂₂	S ₂₃	S ₂₄
$V_{dc1} + V_{dc2}$	1	0	0	1	1	0	0	1
V_{dc2}	1	1	0	0	1	0	0	1
V_{dc1}	1	0	0	1	1	1	0	0
0	1	1	0	0	1	1	0	0
-V _{dc1}	0	1	1	0	1	1	0	0
-V _{dc2}	1	1	0	0	0	1	1	0
- $(V_{dc1}+V_{dc2})$	0	1	1	0	0	1	1	0

TABLE I. SWITCHING TABLE OF ASYMETRIC CHB-MLI

III. Labview based condition monitoring system

The basic task of condition monitoring starts with sensing of system parameters such as current, voltage, speed, torque, etc. These signals consist of information about the system under normal and fault conditions. For the better understanding of operating conditions of the system, feature such as mean value, Fast Fourier Transform (FFT), total harmonic distortion (THD) etc. are extracted from the sensed signal. Then, features are analyzed by means of signal-model or process model based methods such as limit checking, trend spectrum checking, parameter correlation. analysis. estimation, state observers etc. and by comparing to their nominal values malfunction or fault can be detected. Once the presence of fault is detected, the next step is diagnosis of fault, involving determine type, size, location and cause of the fault. Depending upon the hazardous class of the fault, the fault detection algorithm decides the further step to be done, whether a fail-safe state, reconfiguration, fault tolerant operation or shut down for maintenance or repair.

In this paper, a condition monitoring system based on LabVIEW, for CHB-MLI is proposed. A prototype of a CHB-MLI having two H-bridges (H=2) with gate driver circuit and RL-load has been implemented, which is used for experimental verification. The DC source voltages are selected as V_{dc1}= 30V and V_{dc2}=60V, so that a maximum output peak of 90V cam be achieved. The FGA15N120 IGBTs with internal anti-parallel diodes are used for the prototype. The modulation scheme is implemented using PIC18F4520. The proposed setup senses the output voltage (v_{ao}) using calibrated voltage (LEM® LV-25p) sensor to host-PC through a data acquisition card (NI®-6251) [11]. The host is installed with

LabVIEW software [12]. The block diagram and the experimental setup are shown in Fig. 2.

This condition monitoring system has been configured to detect and diagnose the open-transistor fault in CHB-MLI. The FDD method presented in [7] is adopted in this work. In which the mean value of the output voltage has been used as the diagnostic variable. Based on the mean values under healthy and fault conditions the open-transistor fault can be detected and faulty switch can be identified. This algorithm has been implemented in LabVIEW using pallets and the snapshot of the LabVIEW algorithm is shown in Fig. 3.





Fig. 2. (a) Block diagram (b) experimental setup of condition monitoring system.



Fig. 3. FDD algorithm implementation in LabVIEW.

IV. RESULTS AND DISCUSSION

The output voltage waveform of the asymmetric CHB-MLI (7-evel) under normal operating condition is shown in Fig. 4. In this paper, open transistor fault on one switch is considered at a time, as fault in more than one switch is very rare. Now, the open transistor fault is introduced to a properly working MLI, by removing the gate pulse from the corresponding switch. In effect, it results in the open transistor fault condition. In this case the fault has been introduced to Switch 'S12' (second switch of first h-bridge) and the corresponding output voltage waveform is shown in Fig. 5. It can be inferred that fault results in change in output voltage waveform result in introduction of mean value in the output voltage. Based on this the fault can be detected and based on the mean value and its polarity faulty switch can be identified. Table II indicates the mean value corresponding to normal conduction and corresponding fault switches.

At every instant, the voltage current signals are sensed and analyzed by the FDD strategy implemented in LabVIEW. Whenever a fault occurs, it results in change in mean value of the output voltage. Based on this the FDD algorithm detect the fault and identifies the faulty switch. Further, a real time indication is also generated in a user-friendly was to infer the faulty switch as shown in Fig. 6.



Fig. 4. Output voltage waveform under normal operating condition.



Fig. 5. Output voltage waveform under switch 'S12' under open-transistor fault condition.

 TABLE II.
 OUTPUT VOLTAGE FEATURES OF 7-LEVEL ASYMETRIC

 MULTILEVEL INVERTER UNDER FAULTY CONDITIONS

Faulty Condition	Mean Value (V)
Healthy	0
S ₁₁	-17.8
S ₁₂	9.603
S ₁₃	17.8
S_{14}	-9.603
S ₂₁	-30.26
S ₂₂	25.23
S ₂₃	30.26
S_{24}	-25.23



Fig. 6. Fault indication for fault in switch 'S12'.

V. CONCLUSION

Multilevel inverters have wide range of application, but increased number of components increases probability of fault. Therefore, an efficient condition monitoring ensures protection and reliable operation. In this paper, a condition monitoring system for CHB-MLI based on LabVIEW is discussed. This condition monitoring system has been used to realize a fault detection and diagnosis strategy for opentransistor fault in CHB-MLIs. The proposed, scheme is experimentally verified and the results prove that the proposed FDD strategy detects and identifies the faulty switch instantaneously.

REFERENCES

- [1] Rodriguez, J.; Jih-Sheng Lai; Fang Zheng Peng, "Multilevel inverters: a survey of topologies, controls, and applications," *Industrial Electronics, IEEE Transactions on*, vol.49, no.4, pp.724,738, Aug 2002
- [2] Kouro, S.; Malinowski, M.; Gopakumar, K.; Pou, J.; Franquelo, L.G.; Bin Wu; Rodriguez, J.; Perez, M.A; Leon, J.I, "Recent Advances and Industrial Applications of Multilevel Converters,"*Industrial Electronics, IEEE Transactions on*, vol.57, no.8, pp.2553,2580, Aug. 2010
- [3] Rodriguez, J.; Bernet, S.; Bin Wu; Pontt, J.O.; Kouro, S., "Multilevel Voltage-Source-Converter Topologies for Industrial Medium-Voltage Drives," *Industrial Electronics, IEEE Transactions on*, vol.54, no.6, pp.2930,2945, Dec. 2007
- [4] Gupta, K.K.; Jain, S., "A novel universal control scheme for multilevel inverters," *Power Electronics, Machines and Drives (PEMD 2012), 6th IET International Conference on*, vol., no., pp.1,6, 27-29 March 2012
- [5] K. K. Gupta, A. Ranjan, P. Bhatnagar, L. K. Sahu and S. Jain, "Multilevel Inverter Topologies With Reduced Device Count: A

Review," *IEEE Transactions on Power Electronics*, Vol. 31, No. 1, pp. 135-151, Jan. 2016.

- [6] M. Muenchof, M. Beck, R. Isermann, "Fault -tolerant actuators and drives-structures, fault detection principles and applications," *Elsevier Annu. Rev. in Control*, vol. 33, no. 2, p. 136-148, Oct. 2009.
- [7] N. Raj, S. George and G. Jagadanand, "Open transistor fault detection in asymmetric multilevel inverter," *Signal Processing, Informatics, Communication and Energy Systems (SPICES), 2015 IEEE International Conference on*, Kozhikode, 2015, pp. 1-5.
- [8] Khomfoi, S.; Tolbert, L.M., "Fault Diagnostic System for a Multilevel Inverter Using a Neural Network," *Power Electronics, IEEE Transactions on*, vol.22, no.3, pp.1062,1069, May 2007
- [9] Sedghi, S.; Dastfan, A; Ahmadyfard, A, "Fault detection of a seven level modular multilevel inverter via voltage histogram and Neural Network," *Power Electronics and ECCE Asia (ICPE & ECCE), 2011 IEEE 8th International Conference on*, vol., no., pp.1005,1012, May 30 2011-June 3 2011
- [10] Sivakumar, M.; R.M.S. Parvathi, "Particle swarm and neural network approach for fault clearing of multilevel inverters," *American Journal of Applied Science*, Vol,10, Issue 6, pp. 579-59, June 2013
- [11] National Instruments- PCI-6251- http://sine.ni.com/nips/ cds/view/p/lang/en/nid/14124, May 28th 2016.
- [12] National Instruments- LabVIEW- http://www.ni.com/ enus/innovations/academic/software.html, may 28th 2016.